Power MOSFET 20 Amps, 30 Volts, N-Channel DPAK

This logic level vertical power MOSFET is a general purpose part that provides the "best of design" available today in a low cost power package. Avalanche energy issues make this part an ideal design in. The drain-to-source diode has a ideal fast but soft recovery.

Features

- Ultra-Low R_{DS(on)}, Single Base, Advanced Technology
- SPICE Parameters Available
- Diode is Characterized for use in Bridge Circuits
- I_{DSS} and V_{DS(on)} Specified at Elevated Temperatures
- High Avalanche Energy Specified
- ESD JEDAC rated HBM Class 1, MM Class A, CDM Class 0
- Pb-Free Packages are Available

Typical Applications

- Power Supplies
- Inductive Loads
- PWM Motor Controls

• Replaces MTD20N03L in many Applications

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

Rating Symbol Value Unit					
nating	Symbol	value	Unit		
Drain-to-Source Voltage	V _{DSS}	30	Vdc		
Drain-to-Gate Voltage (R_{GS} = 1.0 M Ω)	V _{DGR}	30	Vdc		
Gate-to-Source Voltage – Continuous – Non-Repetitive (t _p ≤10 ms)	V _{GS} V _{GS}	±20 ±24	Vdc		
Drain Current – Continuous @ T _A = 25°C – Continuous @ T _A = 100°C – Single Pulse (t _p ≤10 μs)	I _D I _D I _{DM}	20 16 60	Adc Apk		
Total Power Dissipation @ $T_A = 25^{\circ}C$ Derate above $25^{\circ}C$ Total Power Dissipation @ $T_C = 25^{\circ}C$ (Note 1)	P _D	74 0.6 1.75	W W/°CW		
Operating and Storage Temperature Range	T _J , T _{stg}	- 55 to 150	°C		
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^{\circ}C$ ($V_{DD} = 30 \text{ Vdc}, V_{GS} = 5 \text{ Vdc}, L = 1.0 \text{ mH},$ $I_{L(pk)} = 24 \text{ A}, V_{DS} = 34 \text{ Vdc}$)	E _{AS}	288	mJ		
Thermal Resistance – Junction-to-Case – Junction-to-Ambient – Junction-to-Ambient (Note 1)	$f{R}_{ heta JC} \ f{R}_{ heta JA} \ f{R}_{ heta JA}$	1.67 100 71.4	°C/W		
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	ΤL	260	°C		

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.


1. When surface mounted to an FR4 board using the minimum recommended pad size and repetitive rating; pulse width limited by maximum junction temperature.




ON Semiconductor®

http://onsemi.com


20 A, 30 V, R_{DS(on)} = 27 mΩ



MARKING DIAGRAMS







Gate Drain Source

20N3L = Device Code Y = Year = Work Week WW G

= Pb-Free Package

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

ELECTRICAL CHARACTERISTICS (T_C = 25° C unless otherwise noted)


$eq:optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_optimal_op$		V _{(BR)DSS}				
$ (V_{GS} = 0 \ Vdc, \ I_D = 250 \ \mu Adc) $ Temperature Coefficient (Positive) Zero Gate Voltage Drain Current (V_{DS} = 30 \ Vdc, \ V_{GS} = 0 \ Vdc)		V _{(BR)DSS}				
Temperature Coefficient (Positive) Zero Gate Voltage Drain Current (V _{DS} = 30 Vdc, V _{GS} = 0 Vdc)			30	-	_	Vdc
(V _{DS} = 30 Vdc, V _{GS} = 0 Vdc)			-	43	-	mV/°C
$(V_{DS} = 30 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$		I _{DSS}				μAdc
			-	-	10	
$(V_{DS} = 30 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = 150^{\circ}\text{C})$			-	-	100	
Gate-Body Leakage Current (V _{GS} = \pm 20 Vdc, V _{DS} = 0 Vdc)		I _{GSS}	-	-	±100	nAdc
ON CHARACTERISTICS (Note 2)						
Gate Threshold Voltage (Note 2)		V _{GS(th)}				Vdc
$(V_{DS} = V_{GS}, I_D = 250 \ \mu Adc)$			1.0	1.6	2.0	
Threshold Temperature Coefficient (Negative)			-	5.0	-	mV/°C
Static Drain-to-Source On-Resistance (Note 2)		R _{DS(on)}		00	01	mΩ
(V _{GS} = 4.0 Vdc, I _D = 10 Adc) (V _{GS} = 5.0 Vdc, I _D = 10 Adc)			-	28 23	31 27	
Static Drain-to-Source On-Voltage (Note 2)		Vac		20	21	Vdc
$(V_{GS} = 5.0 \text{ Vdc}, I_D = 20 \text{ Adc})$		V _{DS(on)}	-	0.48	0.54	vuc
$(V_{GS} = 5.0 \text{ Vdc}, I_D = 10 \text{ Adc}, T_J = 150^{\circ}\text{C})$			-	0.40	-	
Forward Transconductance (Note 2) ($V_{DS} = 5.0$ Vdc, $I_D = 10$ /	Adc)	9 _{FS}	-	21	-	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	-	1005	1260	pF
Output Capacitance (V _{DS} = 25 Vdc, V f = 1.0 M		C _{oss}	-	271	420	
Transfer Capacitance	ii iz)	C _{rss}	-	87	112	
SWITCHING CHARACTERISTICS (Note 3)						
Turn-On Delay Time		t _{d(on)}	-	17	25	ns
Rise Time (V _{DD} = 20 Vdc, I _I		t _r	-	137	160	
VGS = 5.0Turn-Off Delay Time $R_G = 9.1 \Omega$		t _{d(off)}	-	38	45	
Fall Time	(11010 2)	t _f	-	31	40	
Gate Charge		QT	-	13.8	18.9	nC
(V _{DS} = 48 Vdc, I		Q ₁	-	2.8	_	
$V_{GS} = 10 Vac)$	V _{GS} = 10 Vdc) (Note 2)	Q ₂	-	6.6	-	
SOURCE-DRAIN DIODE CHARACTERISTICS						
Forward On-Voltage		V _{SD}				Vdc
$(I_{\rm S} = 20 \text{ Adc}, V_{\rm GS} = 1)$	0 Vdc) (Note 2)	- 00	-	1.0	1.15	
$(I_{\rm S} = 20 {\rm Adc}, {\rm V}_{\rm GS} = 0)$			-	0.9	-	
Reverse Recovery Time		t _{rr}	-	23	-	ns
(I _S =15 Adc, V _G	as = 0 Vdc,	ta	-	13	-	
$dI_{\rm S}/dt = 100 \text{ A}/\mu$		t _b	-	10	-	
Reverse Recovery Stored Charge	F	Q _{RR}	-	0.017	-	μC


Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
Switching characteristics are independent of operating junction temperature.


ORDERING INFORMATION

Device	Package	Shipping [†]	
NTD20N03L27	DPAK	75 Units/Rail	
NTD20N03L27G	DPAK (Pb-Free)	75 Units/Rail	
NTD20N03L27-1	DPAK-3	75 Units/Rail	
NTD20N03L27-1G	DPAK-3 (Pb-Free)	75 Units/Rail	
NTD20N03L27T4	DPAK	2500 Tape & Reel	
NTD20N03L27T4G	DPAK (Pb-Free)	2500 Tape & Reel	

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.








PACKAGE DIMENSIONS


DPAK CASE 369C-01 ISSUE O



	INCHES		MILLIMETER	
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.245	5.97	6.22
В	0.250	0.265	6.35	6.73
С	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
Е	0.018	0.023	0.46	0.58
F	0.037	0.045	0.94	1.14
G	0.180 BSC		4.58 BSC	
н	0.034	0.040	0.87	1.01
J	0.018	0.023	0.46	0.58
κ	0.102	0.114	2.60	2.89
L	0.090 BSC		2.29 BSC	
R	0.180	0.215	4.57	5.45
S	0.025	0.040	0.63	1.01
U	0.020		0.51	
v	0.035	0.050	0.89	1.27
Z	0.155		3.93	


STYLE 2: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN

SOLDERING FOOTPRINT*




*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS



DPAK-3 CASE 369D-01 ISSUE B

z



	INCHES		MILLIMETER	
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.245	5.97	6.35
В	0.250	0.265	6.35	6.73
С	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
E	0.018	0.023	0.46	0.58
F	0.037	0.045	0.94	1.14
G	0.090 BSC		2.29 BSC	
н	0.034	0.040	0.87	1.01
J	0.018	0.023	0.46	0.58
ĸ	0.350	0.380	8.89	9.65
R	0.180	0.215	4.45	5.45
S	0.025	0.040	0.63	1.01
v	0.035	0.050	0.89	1.27
Z	0.155		3.93	

STYLE 2: PIN 1. GATE 2. DRAIN 3. SOURCE

4. DRAIN

ON Semiconductor and use registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use payes that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421-32-700-2910

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative